

AD-A278 247**ATION PAGE**FORM Approved
OMB No. 0704-0188

For use in preparing response, including the time for review and preparation of the data, including the collection of information. Send comments regarding this publication to the Chief of the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.

DATE

3. REPORT TYPE AND DATES COVERED
FINAL/01 NOV 92 TO 31 OCT 94

4. TITLE AND SUBTITLE

RESEARCH IN VLSI SYSTEM IMPLEMENTATION OF
NEUROMORPHIC LEARNING NETWORKS (U)

5. FUNDING NUMBERS

(2)

6. AUTHOR(S)

Professor Joshua Alspector

7013/00
F49620-92-C-0075

7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)

Bellcore
290 West Mt Pleasant Ave
Box 486
Livingston NJ 07039-04868. PERFORMING ORGANIZATION
REPORT NUMBER

AFOSR-TR- 94 0217

9. SPONSORING / MONITORING AGENCY NAME(S) AND ADDRESS(ES)

AFOSR/NM
110 DUNCAN AVE, SUITE B115
BOLLING AFB DC 20332-000110. SPONSORING / MONITORING
AGENCY REPORT NUMBER

F49620-92-C-0075

11. SUPPLEMENTARY NOTES

**DTIC
S ELECTE D
F APR 20 1994**

12a. DISTRIBUTION / AVAILABILITY STATEMENT

APPROVED FOR PUBLIC RELEASE: DISTRIBUTION IS UNLIMITED

12b. DISTRIBUTION CODE

UL

13. ABSTRACT (Maximum 200 words)

The methodology of the researchers was to build experimental prototype learning systems they wanted to : (A) Develop a prototype of an enhanced neuron/synapse.chip using some ideas that they have gained from existing chips, (B) Develop a prototype VME based experimental platform for the above devices, (C) Write experimental prototype system software to run the above prototype boards and chips as co-processors for typical computer system such as a SUN4 and (D) Develop new algorithms to perform other types of learning suitable for prototype VLSI implementation. The following results were achieved: System Level Hardware - redesigned prototype learning chips were fabricated, System Level Software - software modules to interface with their prototype system has been written. Algorithms - theoretical and simulation experiments were carried out to gauge the efficiency of one-weight-at-a-time vs. parallel perturbations.

14. SUBJECT TERMS

15. NUMBER OF PAGES

5

DTIC QUALITY INSURED 3

16. PRICE CODE

17. SECURITY CLASSIFICATION
OF REPORT
UNCLASSIFIED18. SECURITY CLASSIFICATION
OF THIS PAGE
UNCLASSIFIED19. SECURITY CLASSIFICATION
OF ABSTRACT
UNCLASSIFIED20. LIMITATION OF ABSTRACT
SAR(SAME AS REPORT)

COVER SHEET

Approved for public release;
distribution unlimited.

Research in VLSI System Implementation of Neuromorphic Learning Networks
 Contract Number F49620-92-C-0075, DEF
 P.I. - Joshua Alspector, Bellcore

Final Report
 November 1992 - October 1993

ARPA Order: 7013
 Program Code: 2D10
 Name of Contractor: Bellcore
 Effective Date of Contract: 1Nov92
 Contract Expiration Date: 31Oct93
 Amount of Contract Dollars: 254,448
 Contract Number: F49620-92-C-0075
 Principal Investigator: Joshua Alspector
 and Phone Number: (201) 829-4342
 Program Manager: Steve Suddarth
 and Phone Number: (202) 767-5025
 Short Title of Work: Research in VLSI System Implementation of Neuromorphic Learning Networks

Accession For	
NTIS CRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By	
Distribution /	
Availability Codes	
Dist	Avail and/or Special
A-1	

Sponsored by
 Defense Advanced Research Projects Agency
 DARPA Order No. 7013
 Monitored by AFOSR Under Contract No. F49620-92-C-0075

The views and conclusions contained in this document are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of the Defense Advanced Research Projects Agency or the U.S. Government

698 94-11880



DTIC QUALITY INSPECTED 3

94-4-19-047

SUMMARY

Research in VLSI System Implementation of Neuromorphic Learning Networks
Contract Number F49620-92-C-0075, DEF
P.I. - Joshua Alspector, Bellcore

Final Report
November 1992 - October 1993

1. Technical Problem

We wish to extend our work on VLSI implementation of learning neural networks to the prototype system level.

2. Methodology

To build experimental prototype learning systems we will: A) Develop a prototype of an enhanced neuron/synapse chip using some ideas that we have gained from our existing chips. B) Develop a prototype VME based experimental platform for the above devices. C) Write experimental prototype system software to run the above prototype boards and chips as co-processors for a typical computer system such as a SUN 4. D) Develop new algorithms to perform other types of learning suitable for prototype VLSI implementation.

3. Technical Results

3.1 System Level Hardware

Redesigned prototype learning chips were fabricated. The new prototype VME boards containing these chips have been integrated with our prototype learning system. We have also integrated off-the-shelf analog input boards into the learning system. A single prototype VME board containing the controller and a multichip neural system has also been designed. For further details, see section 1 of the quarterly report.

3.2 System Level Software

Software modules to interface with our prototype system have been written. The module in the *Braincore* that interfaces with the prototype VME boards has been modified to accept analog inputs. For further details, see section 2 of the quarterly report.

3.3 Algorithms

Theoretical and simulation experiments were carried out to gauge the efficiency of one-weight-at-a-time vs. parallel perturbations. For further details, see section 3 of the quarterly report.

FINAL REPORT

Research in VLSI System Implementation of Neuromorphic Learning Networks
Contract Number F49620-92-C-0075, DEF
P.I. - Joshua Alspector, Bellcore

Final Report
November, 1992 - October, 1993

1. System Level Experimental Prototype Hardware

1.1 Accomplishments

We have built several experimental prototype VME boards to enable use of our previously designed prototype learning chip^[1] as well as some newly designed prototype learning chips as a coprocessor for a SUN 4 computer. These prototype boards include a digital pattern presentation board, a neural network board containing a single learning chip, and a VME control board.

We have designed and fabricated an experimental prototype synapse-only chip which is used for interconnecting the previously designed prototype neuron-containing chips. This chip was fully tested and works to our requirements.

Because of the success of the prototype synapse-only chip design, we incorporated its synapse design into a redesigned prototype neuron-containing chip to facilitate system experiments. This device was redesigned with some insights gained from our previous learning chip and contains faster and smaller synapses. The circuits have been modified and we were able to obtain higher yields than that were obtained in earlier runs. This new prototype chip was fabricated on a finer line CMOS technology but has been tested and found to work well.

These experimental prototype learning chips were incorporated into the aforementioned experimental prototype VME boards and integrated with the prototype learning system. The system is now functioning as a co-processor for a SUN 4 computer. One aspect of this system is that it consists of three different prototype VME boards. We have designed a prototype two board system where the controller and a multi-chip neural network resides on a single card. This will make it easier for us to do multi-chip learning experiments since the inter-board cabling is eliminated.

We have incorporated commercially available D/A boards into our prototype learning system. This has given us the capability to experiment with analog signals in various learning applications, adaptive equalization in particular.

We have carried out some experiments on the prototype co-processor system. We have tried the non-linear adaptive equalization problem, which is useful for wireless and portable communication devices. The neural network is trained with noisy data through a dispersive linear channel and is required to reconstruct the original data. Results are promising and this work has been published.^{[2] [3]}

2. System Level Software

2.1 Accomplishments

We have written a module for our *Braincore* simulator to interface with the above-described prototype VME boards to demonstrate fast learning for our prototype single-chip system. This module has been modified to process analog signals through an off-the-shelf VME D/A board. This allows us to demonstrate and perform experiments using analog signals feeding directly into the neural network chips.

The entire *Braincore* code was updated to be ANSI C compatible and the interface was modified to facilitate more complex control scripts. These changes allow the program to be more easily operated, maintained and updated. Higher level scripts were also written that configure the program internals and interface via a small number of parameters.

3. Algorithms

3.1 Accomplishments

We presented a paper at NIPS*92^[4] on a new, perturbative method of learning in feedforward (as well as feedback) networks. This described a parallel, stochastic method for learning in neural networks without doing back-propagation of errors. The work focussed on a perturbation technique that *measures*, not *calculates*, the gradient. Since the technique uses the actual network as a measuring device, errors in modeling neuron activation and synaptic weights do not cause errors in gradient descent.

We focussed on the efficiency of one-weight-at-a-time(OWAT) vs. parallel perturbations. By performing simulation experiments on digital computers we found that the OWAT gradient estimates were very close to the true gradient estimates as calculated by back-propagation. The parallel perturbation gradient estimates were always poorer than the OWAT estimates, but the difference decreased as the number of perturbations increased.

4. Preliminary Research Definition - Real Time Adaptive Electronic Neural Classifiers

4.1 Accomplishments

We have submitted to ARPA (with Rod Goodman and Pietro Perona of Caltech) a proposal for a multistage VLSI learning and classification system incorporating some of the above-described prototype hardware ideas as well as many new ones. We are currently being funded to study these ideas in more detail and develop a tightly defined proposal.

REFERENCES

1. J. Alspector, A. Jayakumar, S. Luna, "Experimental Evaluation of Learning in a Neural Microsystem", presented at IEEE Conf. on Neural Information Processing Systems, in J.E. Moody, S.J. Hanson and R.P. Lippmann, (eds.) "Advances in Neural Information Processing Systems 4" Morgan Kaufmann Publishers, San Mateo, CA (1992), pp. 871-878.
2. A. Jayakumar and J. Alspector, "A Neural-Network Co-processor System for Accelerated Learning", in Proceedings of the Government Microelectronics Applications Conference, (New Orleans, LA, Nov. 1-5, 1993) pp. 261-264.
3. A. Jayakumar and J. Alspector, "An Analog Neural-Network Co-processor System for Rapid Prototyping of Telecommunications Applications", in J. Alspector, R. Goodman, T.X. Brown, (eds.) Proceedings of the International Workshop on Applications of Neural Networks to Telecommunications, (Princeton, NJ, October 18-20, 1993), Lawrence Erlbaum Associates, Publishers, Hillsdale, NJ (1993) pp. 13-19.
4. J. Alspector, R. Meir, B. Yuhas, A. Jayakumar, D. Lippe, "A Parallel Gradient Descent Method for Learning in Analog VLSI Neural Networks," in Advances in Neural Information Processing Systems 5, (San Mateo, CA: Morgan Kaufman Publishers, 1993).